Torsional mechanical filters at 500 kHz
[title]:Torsional mechanical filters at 500 kHz
[Subject]:torsional mechanical filter;intermediate frequency;torsional-mode electromechanical transducer resonators;interior resonators;wire coupling elements;transition-band skewing;coupling-wire weld stiffness;transverse elasticity;500 kHz;electromechanical filters;resonators;transducers
[Corporate Source]:Rockwell Int.;Costa Mesa;CA;USA
[Publisher]:Ultrasonics Symposium;1988. Proceedings.;IEEE 1988
[ISSN]:
[ConferenceDate]:2-5 Oct. 1988[Publish Date]:1988[Total Page]:2 vol. 1113[Pdf size]:349K[On Pages]:245_250 vol.1
[From]: School Papers schoolpapers.org
[Download]:Torsional mechanical filters at 500 kHz
[Abstract]:A torsional mechanical filter configuration has been developed for operation in the commonly used IF (intermediate frequency) range of 500 kHz, utilizing third torsional-mode electromechanical transducer resonators in conjunction with second torsional-mode interior resonators. This structure was derived by extension of the lower-frequency (typically 128-kHz) fundamental torsional-mode technology, with methods developed to avoid relatively closely spaced spurious modes in the wire coupling elements. Finally, the observed transition-band skewing has been shown to be caused by coupling-wire weld stiffness in conjunction with the wire's transverse elasticity, and the configuration of staggered coupling wires has been shown to eliminate this effect.
[在baidu中查找]:Torsional mechanical filters at 500 kHz
[在google中查找]:Torsional mechanical filters at 500 kHz[Up]:Microwave filters based on coupled MSW resonators and their applications[Next]:Ultrasonic motors
- A new class of symmetric error correcting
- Large memory embedded ASICs
- Gate array technology
- The Cydra 5 computer system architecture
- The Astronautics ZS-1 processor
- EXIST: an interactive VLSI architectural
- PARET; an integrated visual tool for the
- Test generation in a parallel processing
- Test generation of C-testable array divid
- Testing of VLSI regular arrays
- VLSI programming and silicon compilation-
- VLSI programming
- Proceedings of the 1988 IEEE Internationa
- Stop criteria in simulated annealing
- On fault tolerant structure, distributed
- A self-reconfiguration scheme for fault-t
- Array partitioning: a methodology for rec
- APES: an integrated system for behavioral
- Design of a 20 MHz 64-tap transversal fil
- A high performance CMOS chipset for FFT p
- A novel VLSI architecture for the real-ti
- Super computer technology at Convex
- The Cray Y-MP-a VLSI supercomputer
- The design of a reduced ambient temperatu
- Comparative analysis of approaches to har
- Sorting on an array of processors
- Floating point CORDIC for matrix computat
- Analog circuit synthesis and exploration
- Modeling and simulation of coupled lossy
- Computer-aided simulation of optical inte
- Free-space optical crossover interconnect
- Instruction reorganization for a variable
- Cache-based pipeline architecture in the
- The capability mechanism of a VLSI proces
- Design tradeoffs for a 40 MIPS (peak) CMO
- Extension of a transistor level digital t
- MILES: a mixed level simulator for analog
- The BACK algorithm for sequential test ge
- Random testability analysis: comparing an
- Multi-chip packaging for high performance